Learn datapath design quizzes, computer architecture online test 79 for distance learning degrees, online courses. College and university courses' MCQs on processor datapath and control quiz, datapath design multiple choice questions and answers to learn computer architecture and organization quiz with answers. Practice datapath design MCQs career test assessment on cost trends and analysis, advanced techniques and speculation, computer types, i/o performance, reliability measures and benchmarks, datapath design practice test for online computer science courses distance learning.

Study bachelor degree and masters degree in computer engineering questions, datapath design course online has multiple choice question (MCQs): processors general-purpose registers are stored in a structure called a with options queue, register file, stack and memory for online bachelor of science, masters of science and bachelor degree courses preparation. Learn processor datapath and control quiz questions with problem solving skills assessment test.

Datapath Design Quiz

MCQ: Processor?s general-purpose registers are stored in a structure called a

1. Queue
2. Register file
3. Stack
4. Memory

B

I/O Performance, Reliability Measures and Benchmarks Quiz

MCQ: Throughput is performance metric, but response times are

1. Best
2. Delay
3. Limited
4. None of above

C

Computer Types Quiz

MCQ: Data-level parallelism/task-level parallelism in a tightly coupled hardware which allows interaction among parallel threads, are processed by

1. Instruction-Level Parallelism
2. Request-Level Parallelism
4. Vector Architectures and Graphic Processor Units

C

MCQ: For every instruction present in buffer, prediction accuracy is

1. 30%
2. 60%
3. 80%
4. 90%

D

Cost Trends and Analysis Quiz

MCQ: No of dies/wafer is approximately area of wafer which is divided by area of this die. It is estimated by

1. (? (Wafer diameter/2)2\Die area)+(? ? Wafer diameter\(2 ? Die area)^1\2)
2. (? (Wafer diameter/2)2\Die area)-(? ? Wafer diameter\(2 ? Die area)^1\2)
3. (? (Wafer diameter/2)2\Die area)*(? ? Wafer diameter\(2 ? Die area)^1\2)
4. (? (Wafer diameter/2)2\Die area)\(? ? Wafer diameter\(2 ? Die area)^1\2)

B